

### Features

- Wide supply voltage range 1.2V to 5.5V
- Suspend mode
- $\pm 24\text{mA}$  output drive ( $V_{CC}=3.0\text{V}$ )
- IOFF circuitry provides partial Power-down mode operation
- Low power consumption: 16uA maximum ICC

### Applications

- Embedded system
- Industrial control
- Communication equipment
- Consumer Electronics
- Medical equipment


### General Description

The are single bit, dual supply transceivers with 3-state outputs that enable bidirectional level translation. They feature two 1-bit input-output ports (A and B), a direction control input (DIR) and dual supply pins ( $V_{CC(A)}$  and  $V_{CC(B)}$ ). Both  $V_{CC(A)}$  and  $V_{CC(B)}$  can be supplied at any voltage between 1.2 V and 5.5 V making the device suitable for translating between any of the low voltage nodes (1.2V, 1.5V, 1.8V, 2.5V, 3.3V and 5.0V). Pins A and DIR are referenced to  $V_{CC(A)}$  and pin B is referenced to  $V_{CC(B)}$ . A HIGH on DIR allows transmission from A to B and a LOW on DIR allows transmission from B to A.

### Ordering Information

ORDER NUMBER	PACKAGE DESCRIPTION	PACKAGE OPTION
TP74LV1T45S6	SOT23-6	Tape and Reel,3000
TP74LV1T45C6	SOT363	Tape and Reel,3000
TP74LV1T45X6	SOT563	Tape and Reel,3000
TP74LV1T45D6	DFN1X1-6	Tape and Reel,5000
TP74LV1T45N6	DFN1510-6	Tape and Reel,5000


### Pin Configuratio(Transparent top view)



### Function Table

Supply Voltage	Input	Input/output	
		A	B
$V_{CC(A)}, V_{CC(B)}$	DIR	A	B
1.2V to 5.5V	L	A=B	input
1.2V to 5.5V	H	input	B=A
GND	X	Z	Z

### Block Diagram



### PIN DESCRIPTION

PIN NO.	PIN NAME	I/O	DESCRIPTION
1	VCCA	P	SYSTEM-1 supply voltage (1.65V to 5.5V)
2	GND	G	Ground
3	A	I/O	Output level depends on VCCA voltage
4	B	I/O	Input threshold value depends on VCCB voltage
5	DIR	I	GND (Low level) determines B-port to A-port direction
6	VCCB	P	SYSTEM-2 supply voltage (1.65V to 5.5V)

Note: P=Power, G=Ground, I/O=Input and output, I=Input

### Electrical Parameter

### Absolute Maximum Ratings

(Voltages are referenced to GND (ground=0V), unless otherwise specified)

Characteristic	Symbol	Conditions	Min.	Max.	Unit
supply voltage A	VCC(A)	--	-0.5	+6.5	V
supply voltage B	VCC(B)	--	-0.5	+6.5	V
input clamping current	I <sub>IK</sub>	V <sub>I</sub> <0V	-50	--	mA
input voltage	V <sub>I</sub>	[1]	-0.5	+6.5	V
output clamping current	I <sub>OK</sub>	V <sub>O</sub> <0V	-50	--	mA
output voltage	V <sub>O</sub>	Active mode <sup>[1][2][3]</sup>	-0.5	V <sub>CCO</sub> +0.5	V
		Suspend or 3-state mode <sup>[1]</sup>	-0.5	+6.5	V
output current	I <sub>O</sub>	V <sub>O</sub> =0V to V <sub>CCO</sub> <sup>[2]</sup>	--	±50	mA
supply current	I <sub>CC</sub>	I <sub>CC</sub> (A) or I <sub>CC</sub> (B)	--	100	mA
ground current	I <sub>GND</sub>	--	-100	--	mA
storage temperature	T <sub>stg</sub>	--	-65	+150	°C
total power dissipation	P <sub>tot</sub>	--	--	250	mW
soldering temperature	T <sub>L</sub>	10s	260		°C

Note:

[1]The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2]V<sub>CCO</sub> is the supply voltage associated with the output port.

[3]V<sub>CCO</sub>+0.5V should not exceed 6.5V

### Recommended Operating Conditions

Characteristic	Symbol	Conditions	Min.	Max.	Unit
supply voltage A	$V_{CC(A)}$	--	1.2	5.5	V
supply voltage B	$V_{CC(B)}$	--	1.2	5.5	V
input voltage	$V_i$	--	0	5.5	V
output voltage	$V_o$	Active mode <sup>[1]</sup>	0	$V_{CCO}$	V
		Suspend or 3-state mode	0	5.5	V
ambient temperature input transition rise and fall rate	$T_{amb}$	--	-40	+125	°C
	$\Delta t/\Delta V$	$V_{CCI}=1.2V$ <sup>[2]</sup>	--	20	ns/V
		$V_{CCI}=1.4V$ to 1.95V	--	20	ns/V
		$V_{CCI}=2.3V$ to 2.7V	--	20	ns/V
		$V_{CCI}=3V$ to 3.6V	--	10	ns/V
		$V_{CCI}=4.5V$ to 5.5V	--	5	ns/V

Note:

[1] $V_{CCO}$  is the supply voltage associated with the output port.

[2] $V_{CCI}$  is the supply voltage associated with the input port.

### Electrical Characteristics

#### DC Characteristics 1

( $T_{amb}=25^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

Note:

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
HIGH-level output voltage	$V_{OH}$	$V_I=V_{IH}$ or $V_{IL}$ ; $I_O=-3\text{mA}$ ; $V_{CCO}=1.2\text{V}^{[1]}$	--	1.09	--	V
LOW-level output voltage	$V_{OL}$	$V_I=V_{IH}$ or $V_{IL}$ ; $I_O=3\text{mA}$ ; $V_{CCO}=1.2\text{V}^{[1]}$	--	0.07	--	V
input leakage current	$I_I$	DIR input; $V_I=0\text{V}$ to $5.5\text{V}$ ; $V_{CCI}=1.2\text{V}$ to $5.5\text{V}^{[2]}$	--	--	$\pm 1$	$\mu\text{A}$
bus hold LOW current	$I_{BHL}$	A or B port; $V_I=0.42\text{V}$ ; $V_{CCI}=1.2\text{V}^{[2]}$	--	19	--	$\mu\text{A}$
bus hold HIGH current	$I_{BHH}$	A or B port; $V_I=0.78\text{V}$ ; $V_{CCI}=1.2\text{V}^{[2]}$	--	-19	--	$\mu\text{A}$
bus hold LOW overdrive current	$I_{BHLO}$	A or B port; $V_{CCI}=1.2\text{V}^{[2][3]}$	--	19	--	$\mu\text{A}$
bus hold HIGH overdrive current	$I_{BHHO}$	A or B port; $V_{CCI}=1.2\text{V}^{[2][3]}$	--	-19	--	$\mu\text{A}$
OFF-state output current	$I_{OZ}$	A or B port; $V_O=0\text{V}$ or $V_{CCO}$ ; $V_{CCO}=1.2\text{V}$ to $5.5\text{V}^{[1]}$	--	--	$\pm 1$	$\mu\text{A}$
power-off leakage current	$I_{OFF}$	A port; $V_I$ or $V_O=0\text{V}$ to $5.5\text{V}$ ; $V_{CC(A)}=0\text{V}$ ; $V_{CC(B)}=1.2\text{V}$ to $5.5\text{V}$	--	--	$\pm 1$	$\mu\text{A}$
		B port; $V_I$ or $V_O=0\text{V}$ to $5.5\text{V}$ ; $V_{CC(B)}=0\text{V}$ ; $V_{CC(A)}=1.2\text{V}$ to $5.5\text{V}$	--	--	$\pm 1$	$\mu\text{A}$
input capacitance	$C_I$	DIR input; $V_I=0\text{V}$ or $3.3\text{V}$ ; $V_{CC(A)}=V_{CC(B)}=3.3\text{V}$	--	2.2	--	pF
input/output capacitance	$C_{I/O}$	A and B port; suspend mode; $V_O=3.3\text{V}$ or $0\text{V}$ ; $V_{CC(A)}=V_{CC(B)}=3.3\text{V}$	--	6.0	--	pF

[1] $V_{CCO}$  is the supply voltage associated with the output port.

[2] $V_{CCI}$  is the supply voltage associated with the data input port.

[3]To guarantee the node switches, an external driver must source/sink at least  $I_{BHLO}/I_{BHHO}$  when the input is in the range  $V_{IL}$  to  $V_{IH}$ .

### DC Characteristics 2

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
HIGH-level input voltage	$V_{IH}$	data input <sup>[1]</sup>	$V_{CCI}=1.2\text{V}$	$0.8V_{CCI}$	--	--	V
			$V_{CCI}=1.4\text{V to }1.95\text{V}$	$0.65V_{CCI}$	--	--	V
			$V_{CCI}=2.3\text{V to }2.7\text{V}$	1.7	--	--	V
			$V_{CCI}=3.0\text{V to }3.6\text{V}$	2.0	--	--	V
			$V_{CCI}=4.5\text{V to }5.5\text{V}$	$0.7V_{CCI}$	--	--	V
		DIR input	$V_{CCI}=1.2\text{V}$	$0.8V_{CC(A)}$	--	--	V
			$V_{CCI}=1.4\text{V to }1.95\text{V}$	$0.65V_{CC(A)}$	--	--	V
			$V_{CCI}=2.3\text{V to }2.7\text{V}$	1.7	--	--	V
			$V_{CCI}=3.0\text{V to }3.6\text{V}$	2.0	--	--	V
			$V_{CCI}=4.5\text{V to }5.5\text{V}$	$0.7V_{CC(A)}$	--	--	V
LOW-level input voltage	$V_{IL}$	data input <sup>[1]</sup>	$V_{CCI}=1.2\text{V}$	--	--	$0.2V_{CCI}$	V
			$V_{CCI}=1.4\text{V to }1.95\text{V}$	--	--	$0.35V_{CCI}$	V
			$V_{CCI}=2.3\text{V to }2.7\text{V}$	--	--	0.7	V
			$V_{CCI}=3.0\text{V to }3.6\text{V}$	--	--	0.8	V
			$V_{CCI}=4.5\text{V to }5.5\text{V}$	--	--	$0.3V_{CCI}$	V
		DIR input	$V_{CCI}=1.2\text{V}$	--	--	$0.2V_{CC(A)}$	V
			$V_{CCI}=1.4\text{V to }1.95\text{V}$	--	--	$0.35V_{CC(A)}$	V
			$V_{CCI}=2.3\text{V to }2.7\text{V}$	--	--	0.7	V
			$V_{CCI}=3.0\text{V to }3.6\text{V}$	--	--	0.8	V
			$V_{CCI}=4.5\text{V to }5.5\text{V}$	--	--	$0.3V_{CC(A)}$	V
HIGH-level output voltage	$V_{OH}$	$V_I = V_{IH}$	$I_O = -100\mu\text{A}; V_{CCO} = 1.2\text{V to }4.5\text{V}^{[2]}$	$V_{CCO} - 0.1$	--	--	V
			$I_O = -6\text{mA}; V_{CCO} = 1.4\text{V}$	1.0	--	--	V
			$I_O = -8\text{mA}; V_{CCO} = 1.65\text{V}$	1.2	--	--	V
			$I_O = -12\text{mA}; V_{CCO} = 2.3\text{V}$	1.9	--	--	V
			$I_O = -24\text{mA}; V_{CCO} = 3.0\text{V}$	2.4	--	--	V
			$I_O = -32\text{mA}; V_{CCO} = 4.5\text{V}$	3.8	--	--	V
LOW-level output voltage	$V_{OL}$	$V_I = V_{IH}^{[2]}$	$I_O = 100\mu\text{A}; V_{CCO} = 1.2\text{V to }4.5\text{V}$	--	--	0.1	V
			$I_O = 6\text{mA}; V_{CCO} = 1.4\text{V}$	--	--	0.3	V
			$I_O = 8\text{mA}; V_{CCO} = 1.65\text{V}$	--	--	0.45	V
			$I_O = 12\text{mA}; V_{CCO} = 2.3\text{V}$	--	--	0.3	V
			$I_O = 24\text{mA}; V_{CCO} = 3.0\text{V}$	--	--	0.5	V

### DC Characteristics 2

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
bus hold LOW current	$I_{BHL}$	A or B port <sup>[1]</sup>	$V_I=0.49\text{V}; V_{CCI}=1.4\text{V}$	15	--	--	$\mu\text{A}$
			$V_I=0.58\text{V}; V_{CCI}=1.65\text{V}$	25	--	--	$\mu\text{A}$
			$V_I=0.70\text{V}; V_{CCI}=2.3\text{V}$	45	--	--	$\mu\text{A}$
			$V_I=0.80\text{V}; V_{CCI}=3.0\text{V}$	100	--	--	$\mu\text{A}$
			$V_I=1.35\text{V}; V_{CCI}=4.5\text{V}$	100	--	--	$\mu\text{A}$
bus hold HIGH current	$I_{BHH}$	A or B port <sup>[1]</sup>	$V_I=0.91\text{V}; V_{CCI}=1.4\text{V}$	-15	--	--	$\mu\text{A}$
			$V_I=1.07\text{V}; V_{CCI}=1.65\text{V}$	-25	--	--	$\mu\text{A}$
			$V_I=1.60\text{V}; V_{CCI}=2.3\text{V}$	-45	--	--	$\mu\text{A}$
			$V_I=2.00\text{V}; V_{CCI}=3.0\text{V}$	-100	--	--	$\mu\text{A}$
			$V_I=3.15\text{V}; V_{CCI}=4.5\text{V}$	-100	--	--	$\mu\text{A}$
bus hold LOW overdrive current	$I_{BHLO}$	A or B port <sup>[1][3]</sup>	$V_{CCI}=1.6\text{V}$	125	--	--	$\mu\text{A}$
			$V_{CCI}=1.95\text{V}$	200	--	--	$\mu\text{A}$
			$V_{CCI}=2.7\text{V}$	300	--	--	$\mu\text{A}$
			$V_{CCI}=3.6\text{V}$	500	--	--	$\mu\text{A}$
			$V_{CCI}=5.5\text{V}$	900	--	--	$\mu\text{A}$
bus hold HIGH overdrive current	$I_{BHHO}$	A or B port <sup>[1][3]</sup>	$V_{CCI}=1.6\text{V}$	-125	--	--	$\mu\text{A}$
			$V_{CCI}=1.95\text{V}$	-200	--	--	$\mu\text{A}$
			$V_{CCI}=2.7\text{V}$	-300	--	--	$\mu\text{A}$
			$V_{CCI}=3.6\text{V}$	-500	--	--	$\mu\text{A}$
			$V_{CCI}=5.5\text{V}$	-900	--	--	$\mu\text{A}$
OFF-state output	$I_{OZ}$	A or B port; $V_O=0\text{V}$ or $V_{CCO}; V_{CCO}=1.2\text{V}$ to $5.5\text{V}$ <sup>[2]</sup>	--	--	$\pm 2$	$\mu\text{A}$	
power-off leakage current	$I_{OFF}$	A port; $V_I$ or $V_O=0\text{V}$ to $5.5\text{V}; V_{CC(A)}=0\text{V};$ $V_{CC(B)}=1.2\text{V}$ to $5.5\text{V}$	--	--	$\pm 2$	$\mu\text{A}$	
		B port; $V_I$ or $V_O=0\text{V}$ to $5.5\text{V}; V_{CC(B)}=0\text{V};$ $V_{CC(A)}=1.2\text{V}$ to $5.5\text{V}$	--	--	$\pm 2$	$\mu\text{A}$	

Note:

[1] $V_{CCI}$  is the supply voltage associated with the data input port.

[2] $V_{CCO}$  is the supply voltage associated with the output port.

[3]To guarantee the node switches, an external driver must source/sink at least  $I_{BHLO}/I_{BHHO}$  when the input is in the range  $V_{IL}$  to  $V_{IH}$ .

### DC Characteristics3

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
HIGH-level input voltage	$V_{IH}$	data input <sup>(1)</sup>	$V_{CCI}=1.2\text{V}$	$0.8V_{CCI}$	--	--	V
			$V_{CCI}=1.4\text{V to }1.95\text{V}$	$0.65V_{CCI}$	--	--	V
			$V_{CCI}=2.3\text{V to }2.7\text{V}$	1.7	--	--	V
			$V_{CCI}=3.0\text{V to }3.6\text{V}$	2.0	--	--	V
			$V_{CCI}=4.5\text{V to }5.5\text{V}$	$0.7V_{CCI}$	--	--	V
		DIR input	$V_{CCI}=1.2\text{V}$	$0.8V_{CC(A)}$	--	--	V
			$V_{CCI}=1.4\text{V to }1.95\text{V}$	$0.65V_{CC(A)}$	--	--	V
			$V_{CCI}=2.3\text{V to }2.7\text{V}$	1.7	--	--	V
			$V_{CCI}=3.0\text{V to }3.6\text{V}$	2.0	--	--	V
			$V_{CCI}=4.5\text{V to }5.5\text{V}$	$0.7V_{CC(A)}$	--	--	V
LOW-level input voltage	$V_{IL}$	data input <sup>(1)</sup>	$V_{CCI}=1.2\text{V}$	--	--	$0.2V_{CCI}$	V
			$V_{CCI}=1.4\text{V to }1.95\text{V}$	--	--	$0.35V_{CCI}$	V
			$V_{CCI}=2.3\text{V to }2.7\text{V}$	--	--	0.7	V
			$V_{CCI}=3.0\text{V to }3.6\text{V}$	--	--	0.8	V
			$V_{CCI}=4.5\text{V to }5.5\text{V}$	--	--	$0.3V_{CCI}$	V
		DIR input	$V_{CCI}=1.2\text{V}$	--	--	$0.2V_{CC(A)}$	V
			$V_{CCI}=1.4\text{V to }1.95\text{V}$	--	--	$0.35V_{CC(A)}$	V
			$V_{CCI}=2.3\text{V to }2.7\text{V}$	--	--	0.7	V
			$V_{CCI}=3.0\text{V to }3.6\text{V}$	--	--	0.8	V
			$V_{CCI}=4.5\text{V to }5.5\text{V}$	--	--	$0.3V_{CC(A)}$	V
HIGH-level output voltage	$V_{OH}$	$V_I=V_{IH}$	$I_O=-100\mu\text{A}; V_{CCO}=1.2\text{V to }4.5\text{V}^{[2]}$	$V_{CCO}-0.1$	--	--	V
			$I_O=-6\text{mA}; V_{CCO}=1.4\text{V}$	1.0	--	--	V
			$I_O=-8\text{mA}; V_{CCO}=1.65\text{V}$	1.2	--	--	V
			$I_O=-12\text{mA}; V_{CCO}=2.3\text{V}$	1.9	--	--	V
			$I_O=-24\text{mA}; V_{CCO}=3.0\text{V}$	2.4	--	--	V
			$I_O=-32\text{mA}; V_{CCO}=4.5\text{V}$	3.8	--	--	V
LOW-level output voltage	$V_{OL}$	$V_I=V_{IH}^{[2]}$	$I_O=100\mu\text{A}; V_{CCO}=1.2\text{V to }4.5\text{V}$	--	--	0.1	V
			$I_O=6\text{mA}; V_{CCO}=1.4\text{V}$	--	--	0.3	V
			$I_O=8\text{mA}; V_{CCO}=1.65\text{V}$	--	--	0.45	V
			$I_O=12\text{mA}; V_{CCO}=2.3\text{V}$	--	--	0.3	V

### DC Characteristics3

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
bus hold LOW current	$I_{BHL}$	A or B port <sup>[1]</sup>	$V_I=0.49\text{V}; V_{CCI}=1.4\text{V}$	10	--	--	$\mu\text{A}$
			$V_I=0.58\text{V}; V_{CCI}=1.65\text{V}$	20	--	--	$\mu\text{A}$
			$V_I=0.70\text{V}; V_{CCI}=2.3\text{V}$	45	--	--	$\mu\text{A}$
			$V_I=0.80\text{V}; V_{CCI}=3.0\text{V}$	80	--	--	$\mu\text{A}$
			$V_I=1.35\text{V}; V_{CCI}=4.5\text{V}$	100	--	--	$\mu\text{A}$
bus hold HIGH current	$I_{BHH}$	A or B port <sup>[1]</sup>	$V_I=0.91\text{V}; V_{CCI}=1.4\text{V}$	-10	--	--	$\mu\text{A}$
			$V_I=1.07\text{V}; V_{CCI}=1.65\text{V}$	-20	--	--	$\mu\text{A}$
			$V_I=1.60\text{V}; V_{CCI}=2.3\text{V}$	-45	--	--	$\mu\text{A}$
			$V_I=2.00\text{V}; V_{CCI}=3.0\text{V}$	-80	--	--	$\mu\text{A}$
			$V_I=3.15\text{V}; V_{CCI}=4.5\text{V}$	-100	--	--	$\mu\text{A}$
bus hold LOW overdrive current	$I_{BHLO}$	A or B port <sup>[1][3]</sup>	$V_{CCI}=1.6\text{V}$	125	--	--	$\mu\text{A}$
			$V_{CCI}=1.95\text{V}$	200	--	--	$\mu\text{A}$
			$V_{CCI}=2.7\text{V}$	300	--	--	$\mu\text{A}$
			$V_{CCI}=3.6\text{V}$	500	--	--	$\mu\text{A}$
			$V_{CCI}=5.5\text{V}$	900	--	--	$\mu\text{A}$
bus hold HIGH overdrive current	$I_{BHHO}$	A or B port <sup>[1][3]</sup>	$V_{CCI}=1.6\text{V}$	-125	--	--	$\mu\text{A}$
			$V_{CCI}=1.95\text{V}$	-200	--	--	$\mu\text{A}$
			$V_{CCI}=2.7\text{V}$	-300	--	--	$\mu\text{A}$
			$V_{CCI}=3.6\text{V}$	-500	--	--	$\mu\text{A}$
			$V_{CCI}=5.5\text{V}$	-900	--	--	$\mu\text{A}$
OFF-state output	$I_{OZ}$	A or B port; $V_O=0\text{V}$ or $V_{CCO}; V_{CCO}=1.2\text{V}$ to $5.5\text{V}$ <sup>[2]</sup>	--	--	$\pm 10$	$\mu\text{A}$	
power-off leakage current	$I_{OFF}$	A port; $V_I$ or $V_O=0\text{V}$ to $5.5\text{V}; V_{CC(A)}=0\text{V};$ $V_{CC(B)}=1.2\text{V}$ to $5.5\text{V}$	--	--	$\pm 10$	$\mu\text{A}$	
		B port; $V_I$ or $V_O=0\text{V}$ to $5.5\text{V}; V_{CC(B)}=0\text{V};$ $V_{CC(A)}=1.2\text{V}$ to $5.5\text{V}$	--	--	$\pm 10$	$\mu\text{A}$	

Note:

[1] $V_{CCI}$  is the supply voltage associated with the data input port.

[2] $V_{CCO}$  is the supply voltage associated with the output port.

[3]To guarantee the node switches, an external driver must source/sink at least  $I_{BHLO}/I_{BHHO}$  when the input is in the range  $V_{IL}$  to  $V_{IH}$ .

### AC Characteristics1

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

Parameter	Symbol	Conditions	$V_{CC(B)}$										Unit
			1.5V±0.1V		1.8V±0.15V		2.5V±0.2V		3.3V±0.3V		5.0V±0.5V		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$V_{CC(A)} = 1.4\text{V to } 1.6\text{V}$													
LOW to HIGH propagation delay	$t_{PLH}$	A to B	-	22.0	-	18.2	-	13.7	-	12.0	-	10.7	ns
		B to A	-	22.0	-	19.5	-	16.2	-	15.9	-	15.5	ns
HIGH to LOW propagation delay	$t_{PHL}$	A to B	-	19.7	-	15.6	-	12.1	-	11.1	-	10.8	ns
		B to A	-	19.7	-	17.6	-	13.5	-	11.5	-	11.2	ns
HIGH to OFF-state propagation delay	$t_{PHZ}$	DIR to A	-	19.2	-	19.2	-	19.2	-	19.2	-	19.2	ns
		DIR to B	-	25.0	-	23.8	-	14.1	-	13.2	-	12.5	ns
LOW to OFF-state propagation delay	$t_{PLZ}$	DIR to A	-	11.7	-	11.7	-	11.7	-	11.7	-	11.7	ns
		DIR to B	-	18.5	-	17.5	-	13.2	-	12.4	-	11.6	ns
OFF-state to HIGH propagation delay	$t_{PZH}$	DIR to A <sup>[1]</sup>	-	39.7	-	36.7	-	24.8	-	23.0	-	21.8	ns
		DIR to B <sup>[1]</sup>	-	33.0	-	29.5	-	25.3	-	23.3	-	22.3	ns
OFF-state to LOW propagation delay	$t_{PZL}$	DIR to A <sup>[1]</sup>	-	44.5	-	41.2	-	24.6	-	22.9	-	21.6	ns
		DIR to B <sup>[1]</sup>	-	38.3	-	34.7	-	31.1	-	30.2	-	29.8	ns
$V_{CC(A)} = 1.65\text{V to } 1.95\text{V}$													
LOW to HIGH propagation delay	$t_{PLH}$	A to B	-	19.5	-	18.1	-	9.7	-	7.7	-	7.2	ns
		B to A	-	18.3	-	18.1	-	15.2	-	12.6	-	12.2	ns
HIGH to LOW propagation delay	$t_{PHL}$	A to B	-	17.4	-	14.4	-	9.0	-	7.5	-	7.3	ns
		B to A	-	15.6	-	14.4	-	13.2	-	12.9	-	12.5	ns
HIGH to	$t_{PHZ}$	DIR to A	-	17.5	-	17.5	-	17.5	-	17.5	-	17.5	ns

### AC Characteristics1

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

OFF-state propagation delay		DIR to B	-	24.5	-	22.3	-	12.8	-	12.0	-	10.5	ns
LOW to OFF-state propagation delay	$t_{PLZ}$	DIR to A	-	11.1	-	11.1	-	11.1	-	11.1	-	11.1	ns
		DIR to B	-	18.4	-	16.9	-	11.3	-	10.5	-	9.5	ns
OFF-state to HIGH propagation delay	$t_{PZH}$	DIR to A <sup>[1]</sup>	-	35.6	-	33.9	-	25.6	-	24.4	-	22.3	ns
		DIR to B <sup>[1]</sup>	-	30.0	-	28.5	-	20.3	-	18.1	-	17.5	ns
OFF-state to LOW propagation delay	$t_{PZL}$	DIR to A <sup>[1]</sup>	-	39.8	-	36.5	-	24.8	-	23.3	-	20.6	ns
		DIR to B <sup>[1]</sup>	-	35.0	-	31.9	-	26.0	-	24.6	-	24.5	ns
$V_{CC(A)} = 2.3\text{V to } 2.7\text{V}$													
LOW to HIGH propagation delay	$t_{PLH}$	A to B	-	18.1	-	16.1	-	8.7	-	6.5	-	5.0	ns
		B to A	-	13.7	-	9.2	-	8.7	-	7.8	-	7.5	ns
HIGH to LOW propagation delay	$t_{PHL}$	A to B	-	15.9	-	13.2	-	7.6	-	5.9	-	4.9	ns
		B to A	-	12.3	-	8.7	-	7.6	-	7.0	-	6.2	ns
HIGH to OFF-state propagation delay	$t_{PHZ}$	DIR to A	-	8.2	-	8.2	-	8.2	-	8.2	-	8.2	ns
		DIR to B	-	22.5	-	21.6	-	11.2	-	9.2	-	8.3	ns
LOW to OFF-state propagation delay	$t_{PLZ}$	DIR to A	-	6.2	-	6.2	-	6.2	-	6.2	-	6.2	ns
		DIR to B	-	14.6	-	13.3	-	9.2	-	8.7	-	7.7	ns
OFF-state to HIGH propagation delay	$t_{PZH}$	DIR to A <sup>[1]</sup>	-	27.7	-	22.3	-	17.2	-	16.5	-	12.6	ns
		DIR to B <sup>[1]</sup>	-	23.5	-	21.5	-	14.1	-	11.9	-	10.5	ns
OFF-state to LOW propagation delay	$t_{PZL}$	DIR to A <sup>[1]</sup>	-	34.1	-	29.5	-	18.3	-	16.2	-	13.0	ns
		DIR to B <sup>[1]</sup>	-	23.7	-	20.9	-	15.5	-	13.5	-	12.5	ns

### AC Characteristics1

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

LOW to OFF-state propagation delay	$t_{PLZ}$	DIR to A	-	5.8	-	5.8	-	5.8	-	5.8	-	5.8	ns
		DIR to B	-	13.8	-	12.7	-	8.0	-	7.4	-	6.8	ns
OFF-state to HIGH propagation delay	$t_{PZH}$	DIR to A <sup>[1]</sup>	-	25.0	-	19.4	-	13.8	-	12.6	-	10.0	ns
		DIR to B <sup>[1]</sup>	-	22.5	-	20.7	-	13.3	-	10.9	-	9.8	ns
OFF-state to LOW propagation delay	$t_{PZL}$	DIR to A <sup>[1]</sup>	-	28.5	-	23.3	-	15.3	-	13.3	-	10.5	ns
		DIR to B <sup>[1]</sup>	-	22.7	-	19.7	-	14.1	-	12.1	-	11.1	ns
$V_{CC(A)} = 4.5\text{V to } 5.5\text{V}$													
LOW to HIGH propagation delay	$t_{PLH}$	A to B	-	16.5	-	15.0	-	7.7	-	5.6	-	3.9	ns
		B to A	-	10.4	-	6.6	-	5.0	-	4.5	-	3.9	ns
HIGH to LOW propagation delay	$t_{PHL}$	A to B	-	15.0	-	12.1	-	6.3	-	4.5	-	3.6	ns
		B to A	-	10.4	-	6.5	-	4.6	-	4.0	-	3.6	ns
HIGH to OFF-state propagation delay	$t_{PHZ}$	DIR to A	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	ns
		DIR to B	-	16.9	-	15.9	-	9.5	-	8.0	-	6.5	ns
LOW to OFF-state propagation delay	$t_{PLZ}$	DIR to A	-	5.3	-	5.3	-	5.3	-	5.3	-	5.3	ns
		DIR to B	-	13.0	-	11.8	-	7.5	-	7.1	-	6.5	ns
OFF-state to HIGH propagation delay	$t_{PZH}$	DIR to A <sup>[1]</sup>	-	23.5	-	18.7	-	12.0	-	10.9	-	8.3	ns
		DIR to B <sup>[1]</sup>	-	20.0	-	18.6	-	11.0	-	9.1	-	7.4	ns
OFF-state to LOW propagation delay	$t_{PZL}$	DIR to A <sup>[1]</sup>	-	27.7	-	23.3	-	14.1	-	11.6	-	9.3	ns
		DIR to B <sup>[1]</sup>	-	20.5	-	17.7	-	11.3	-	9.6	-	8.9	ns

# TP74LV1T45 Series

## Dual Supply Translating Transceiver; 3-State

WWW.TECHPUBLIC.COM

### AC Characteristics2

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

Parameter	Symbol	Conditions	$V_{CC(B)}$										Unit
			1.5V±0.1V		1.8V±0.15V		2.5V±0.2V		3.3V±0.3V		5.0V±0.5V		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b><math>V_{CC(A)} = 1.4\text{V to } 1.6\text{V}</math></b>													
LOW to HIGH propagation delay	$t_{PLH}$	A to B	-	24.2	-	20.0	-	15.1	-	13.2	-	11.8	ns
		B to A	-	24.2	-	21.4	-	17.8	-	17.5	-	17.1	ns
HIGH to LOW propagation delay	$t_{PHL}$	A to B	-	21.7	-	17.2	-	13.3	-	12.2	-	11.9	ns
		B to A	-	21.7	-	19.4	-	14.9	-	12.7	-	12.3	ns
HIGH to OFF-state propagation delay	$t_{PHZ}$	DIR to A	-	21.1	-	21.1	-	21.1	-	21.1	-	21.1	ns
		DIR to B	-	27.5	-	26.2	-	15.5	-	14.5	-	13.8	ns
LOW to OFF-state propagation delay	$t_{PLZ}$	DIR to A	-	12.9	-	12.9	-	12.9	-	12.9	-	12.9	ns
		DIR to B	-	20.4	-	19.3	-	14.5	-	13.6	-	12.8	ns
OFF-state to HIGH propagation delay	$t_{PZH}$	DIR to A <sup>[1]</sup>	-	43.7	-	40.4	-	27.3	-	25.3	-	24.0	ns
		DIR to B <sup>[1]</sup>	-	36.3	-	32.4	-	27.8	-	25.6	-	24.5	ns
OFF-state to LOW propagation delay	$t_{PZL}$	DIR to A <sup>[1]</sup>	-	48.9	-	45.3	-	27.1	-	25.2	-	23.8	ns
		DIR to B <sup>[1]</sup>	-	42.1	-	38.2	-	34.2	-	33.2	-	32.8	ns
<b><math>V_{CC(A)} = 1.65\text{V to } 1.95\text{V}</math></b>													
LOW to HIGH propagation delay	$t_{PLH}$	A to B	-	21.4	-	19.9	-	10.7	-	8.5	-	7.9	ns
		B to A	-	20.1	-	19.9	-	16.7	-	13.9	-	13.4	ns
HIGH to LOW propagation delay	$t_{PHL}$	A to B	-	19.1	-	15.8	-	9.9	-	8.3	-	8.0	ns
		B to A	-	17.2	-	15.8	-	14.5	-	14.2	-	13.7	ns


### AC Characteristics2

( $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , voltages are referenced to GND (ground=0V), unless otherwise specified)

LOW propagation delay		DIR to B <sup>[1]</sup>	-	38.5	-	35.1	-	28.6	-	27.1	-	26.9	ns
<b>V<sub>CC(A)</sub> = 2.3V to 2.7V</b>													
LOW to HIGH propagation delay	t <sub>PLH</sub>	A to B	-	19.9	-	17.7	-	9.6	-	7.1	-	5.5	ns
		B to A	-	15.1	-	10.1	-	9.6	-	8.6	-	8.3	ns
HIGH to LOW propagation delay	t <sub>PHL</sub>	A to B	-	17.5	-	14.5	-	8.4	-	6.5	-	5.4	ns
		B to A	-	13.5	-	9.6	-	8.4	-	7.7	-	6.8	ns
HIGH to OFF-state propagation delay	t <sub>PHZ</sub>	DIR to A	-	9.0	-	9.0	-	9.0	-	9.0	-	9.0	ns
		DIR to B	-	24.8	-	23.8	-	12.3	-	10.1	-	9.1	ns
LOW to OFF-state propagation delay	t <sub>PLZ</sub>	DIR to A	-	6.8	-	6.8	-	6.8	-	6.8	-	6.8	ns
		DIR to B	-	16.1	-	14.6	-	10.1	-	9.6	-	8.5	ns
OFF-state to HIGH propagation delay	t <sub>PZH</sub>	DIR to A <sup>[1]</sup>	-	30.5	-	24.5	-	18.9	-	18.1	-	13.9	ns
		DIR to B <sup>[1]</sup>	-	25.8	-	23.7	-	15.5	-	13.1	-	11.5	ns
OFF-state to LOW propagation delay	t <sub>PZL</sub>	DIR to A <sup>[1]</sup>	-	37.5	-	32.5	-	20.1	-	17.8	-	14.3	ns
		DIR to B <sup>[1]</sup>	-	26.1	-	23.0	-	17.0	-	14.8	-	13.8	ns
<b>V<sub>CC(A)</sub> = 3.0V to 3.6V</b>													
LOW to HIGH propagation delay	t <sub>PLH</sub>	A to B	-	18.9	-	17.0	-	8.7	-	6.2	-	4.9	ns
		B to A	-	12.9	-	8.0	-	7.0	-	6.2	-	6.0	ns
HIGH to LOW propagation delay	t <sub>PHL</sub>	A to B	-	17.1	-	13.8	-	7.7	-	5.5	-	4.8	ns
		B to A	-	12.1	-	7.9	-	6.2	-	5.5	-	5.0	ns

### Testing Circuit

### AC Testing Circuit



$R_L$ =Load resistance.

$C_L$ =Load capacitance including jig and probe capacitance.

$R_T$ =Termination resistance.

$V_{EXT}$ =External voltage for measuring switching times.

Figure 3. Test circuit for measuring switching times

#### Test Data

Supply voltage	Input		Load		$V_{EXT}$		
$V_{CC(A)}, V_{CC(B)}$	$V_I^{[1]}$	$\Delta t/\Delta V^{[2]}$	$C_L$	$R_L$	$t_{PLH}, t_{PHL}$	$t_{PZH}, t_{PHZ}$	$t_{PZL}, t_{PLZ}^{[3]}$
1.2V to 5.5V	$V_{CCI}$	$\leq 1.0\text{ns/V}$	15pF	2k $\Omega$	open	GND	2 $V_{CCO}$


Note:

[1]  $V_{CCI}$  is the supply voltage associated with the data input port.


[2]  $dV/dt \geq 1.0\text{V/ns}$ .

[3]  $V_{CCO}$  is the supply voltage associated with the output port.

### AC Testing Waveforms



$V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.  
Figure 4. The data input (A, B) to output (B, A) propagation delay times



$V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.  
Figure 5. Enable and disable times

#### Measurement Points


Supply voltage	Input <sup>[1]</sup>	Output <sup>[2]</sup>		
$V_{CC(A)}, V_{CC(B)}$	$V_M$	$V_M$	$V_X$	$V_Y$
1.2V to 1.6V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL}+0.1V$	$V_{OH}-0.1V$
1.65V to 2.7V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL}+0.15V$	$V_{OH}-0.15V$
3.0V to 5.5V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL}+0.3V$	$V_{OH}-0.3V$

Note:


[1]  $V_{CCI}$  is the supply voltage associated with the data input port.

[2]  $V_{CCO}$  is the supply voltage associated with the output port.


### Characteristic Curve




a. HIGH to LOW propagation delay (A to B)



b. LOW to HIGH propagation delay (A to B)



c. HIGH to LOW propagation delay (B to A)




d. LOW to HIGH propagation delay (B to A)


- (1)  $V_{CC(B)}=1.2V$ .
- (2)  $V_{CC(B)}=1.5V$ .
- (3)  $V_{CC(B)}=1.8V$ .
- (4)  $V_{CC(B)}=2.5V$ .
- (5)  $V_{CC(B)}=3.3V$ .
- (6)  $V_{CC(B)}=5.0V$ .

Figure 6. Typical propagation delay versus load capacitance;  $T_{amb}=25^{\circ}C$ ;  $V_{CC(A)}=1.2V$


### Characteristic Curve




a. HIGH to LOW propagation delay (A to B)



b. LOW to HIGH propagation delay (A to B)



c. HIGH to LOW propagation delay (B to A)




d. LOW to HIGH propagation delay (B to A)


- (1)  $V_{CC(B)}=1.2V$ .
- (2)  $V_{CC(B)}=1.5V$ .
- (3)  $V_{CC(B)}=1.8V$ .
- (4)  $V_{CC(B)}=2.5V$ .
- (5)  $V_{CC(B)}=3.3V$ .
- (6)  $V_{CC(B)}=5.0V$ .

Figure 7. Typical propagation delay versus load capacitance;  $T_{amb}=25^{\circ}C$ ;  $V_{CC(A)}=1.5V$


### Characteristic Curve




a. HIGH to LOW propagation delay (A to B)



b. LOW to HIGH propagation delay (A to B)



c. HIGH to LOW propagation delay (B to A)




d. LOW to HIGH propagation delay (B to A)


- (1)  $V_{CC(B)}=1.2V$ .
- (2)  $V_{CC(B)}=1.5V$ .
- (3)  $V_{CC(B)}=1.8V$ .
- (4)  $V_{CC(B)}=2.5V$ .
- (5)  $V_{CC(B)}=3.3V$ .
- (6)  $V_{CC(B)}=5.0V$ .

Figure 8. Typical propagation delay versus load capacitance;  $T_{amb}=25^{\circ}C$ ;  $V_{CC(A)}=1.8V$


### Characteristic Curve




a. HIGH to LOW propagation delay (A to B)



b. LOW to HIGH propagation delay (A to B)



c. HIGH to LOW propagation delay (B to A)




d. LOW to HIGH propagation delay (B to A)


- (1)  $V_{CC(B)}=1.2V$ .
- (2)  $V_{CC(B)}=1.5V$ .
- (3)  $V_{CC(B)}=1.8V$ .
- (4)  $V_{CC(B)}=2.5V$ .
- (5)  $V_{CC(B)}=3.3V$ .
- (6)  $V_{CC(B)}=5.0V$ .

Figure 9. Typical propagation delay versus load capacitance;  $T_{amb}=25^{\circ}C$ ;  $V_{CC(A)}=2.5V$


### Characteristic Curve




a. HIGH to LOW propagation delay (A to B)



b. LOW to HIGH propagation delay (A to B)



c. HIGH to LOW propagation delay (B to A)




d. LOW to HIGH propagation delay (B to A)


- (1)  $V_{CC(B)}=1.2V$ .
- (2)  $V_{CC(B)}=1.5V$ .
- (3)  $V_{CC(B)}=1.8V$ .
- (4)  $V_{CC(B)}=2.5V$ .
- (5)  $V_{CC(B)}=3.3V$ .
- (6)  $V_{CC(B)}=5.0V$ .

Figure 10. Typical propagation delay versus load capacitance;  $T_{amb}=25^{\circ}C$ ;  $V_{CC(A)}=3.3V$


### Characteristic Curve




a. HIGH to LOW propagation delay (A to B)



b. LOW to HIGH propagation delay (A to B)



c. HIGH to LOW propagation delay (B to A)



d. LOW to HIGH propagation delay (B to A)

- (1)  $V_{CC(B)}=1.2V$ .
- (2)  $V_{CC(B)}=1.5V$ .
- (3)  $V_{CC(B)}=1.8V$ .
- (4)  $V_{CC(B)}=2.5V$ .
- (5)  $V_{CC(B)}=3.3V$ .
- (6)  $V_{CC(B)}=5.0V$ .

Figure 11. Typical propagation delay versus load capacitance;  $T_{amb}=25^{\circ}C$ ;  $V_{CC(A)}=5.0V$

### Typical Application Circuit And Application Note

#### Unidirectional Logic Level-shifting Application





Figure 12. Unidirectional logic level-shifting application

Table 1. Description of unidirectional logic level-shifting application

Pin	Name	Function	Description
1	$V_{CC(A)}$	$V_{CC1}$	supply voltage of system-1 (1.2V to 5.5V)
2	GND	GND	device GND
3	A	OUT	output level depends on $V_{CC1}$ voltage
4	B	IN	input threshold value depends on $V_{CC2}$ voltage
5	DIR	DIR	the GND (LOW level) determines B port to A port direction
6	$V_{CC(B)}$	$V_{CC2}$	supply voltage of system-2 (1.2V to 5.5V)

### Bidirectional Logic Level-shifting Application



Pull-up or pull-down only needed

Figure 13. Bidirectional logic level-shifting application

Table 2 gives a sequence that will illustrate data transmission from system-1 to system-2 and then from system-2 to system-1.

**Table 2. Description of bidirectional logic level-shifting application**

State	DIR CTRL	I/O-1	I/O-2	Description
1	H	output	input	system-1 data to system-2
2	H	Z	Z	system-2 is getting ready to send data to system-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on bus hold.
3	L	Z	Z	DIR bit is set LOW. I/O-1 and I/O-2 still are disabled. The bus-line state depends on bus hold.
4	L	input	output	system-2 data to system-1

Note:

H=HIGH voltage level;

L=LOW voltage level;

Z=high-impedance OFF-state.

### Power-up Considerations

The device is designed such that no special power-up sequence is required other than GND being applied first.

**Table 3. Typical total supply current ( $I_{CC(A)} + I_{CC(B)}$ )**

$V_{CC(A)}$	$V_{CC(B)}$					Unit
	0V	0.8V	2.5V	3.3V	5.0V	
0V	0	<1	<1	<1	<1	uA
1.8V	<1	<2	<2	<2	2	uA
2.5V	<1	<2	<2	<2	<2	uA
3.3V	<1	<2	<2	<2	<2	uA
5.0V	<1	2	<2	<2	<2	uA

#### 6.4. Enable Times


Calculate the enable times for the SN74LVC1T45; SN74LVCH1T45 using the following formulas:

- $t_{PZH}(\text{DIR to A}) = t_{PLZ}(\text{DIR to B}) + t_{PLH}(\text{B to A})$
- $t_{PZL}(\text{DIR to A}) = t_{PHZ}(\text{DIR to B}) + t_{PHL}(\text{B to A})$
- $t_{PZH}(\text{DIR to B}) = t_{PLZ}(\text{DIR to A}) + t_{PLH}(\text{A to B})$
- $t_{PZL}(\text{DIR to B}) = t_{PHZ}(\text{DIR to A}) + t_{PHL}(\text{A to B})$


In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the initially is transmitting from A to B, then the DIR bit is switched, the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

### Package information

SOT23-6 (Unit: mm)




### Mounting Pad Layout (unit: mm)




### Package information

SOT363 (Unit: mm)




### Mounting Pad Layout (unit: mm)




### Package information

SOT563 (unit: mm)




### Mounting Pad Layout (unit: mm)




### Package information

DFN1X1-6 (unit: mm)



DFN1010-6 (Type B)			
Dim	Min	Max	Typ
A	-	0.50	0.39
A1	-	0.04	-
b	0.12	0.20	0.15
D	0.95	1.050	1.00
E	0.95	1.050	1.00
e	0.35 BSC		
e1	0.55 BSC		
L3	0.27	0.30	0.30
L3a	0.32	0.40	0.35
All Dimensions in mm			

### Mounting Pad Layout (unit: mm)



Dimensions	Value (in mm)
C	0.350
G	0.150
G1	0.150
X	0.200
X1	0.900
Y	0.500
Y1	0.525
Y2	0.475
Y3	1.150

